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The implementation of large linear control systems requires a high amount of digital signal processing. Here, we show that re-
configurable hardware allows the design of fast yet flexible control systems. After discussing the basic concepts for the design and
implementation of digital controllers for mechatronic systems, a new general and automated design flow starting from a system of
diﬀerential equations to application-specific hardware implementation is presented. The advances of reconfigurable hardware as
a target technology for linear controllers is discussed. In a case study, we compare the new hardware approach for implementing
linear controllers with a software implementation.
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1. INTRODUCTION
Modern controller design methods try to support the de-
sign of controllers at least semiautomatically. The need for
a transparent and straightforward design process often leads
to software implementations of controllers, that is, micro-
processor programs specified in a high-level language using
floating-point arithmetic. This approach, however, is inap-
propriate for applications with high sampling rates ( fs >
20 kHz). Such applications are typically micromechanic sys-
tems like hard disk drives [1, 2, 3]. Exploding density of the
hard disks requires controllers with enhanced accuracy. This
leads to very high sampling rates. Here, FPGA technology is
a way to perform high-speed controllers with high flexibil-
ity. With high-level design tools such as VHDL and logic-
synthesis CAD tools and FPGA as target technology, a rapid
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prototyping of complex linear control systems becomes pos-
sible. Low-cost FPGA will allow their use in the final product
in the near future. To support the use of hardware imple-
mentations, however, new automated design flow methods
are required.
The advances in silicon technology and the high compu-
tational power of modern microprocessors and DSPs allow
for implementation of flexible linear controllers in software.
However, the implementation of state-space controllers for
applications with high sample rates requires short computa-
tional times. As the number of required calculations grows
nonlinearly with the number of states, application-specific
hardware is often unavoidable to provide suﬃcient compu-
tational power. Yet dedicated hardware is very inflexible since
it is impossible to adapt the implementation on changing re-
quirements, new applications, or modified parameters. Re-
configurable hardware structures provide a way out of this
dilemma. With reconfigurable hardware, it is possible to de-
sign an application-specific hardware along with the high
flexibility of software solutions. For linear controllers, par-
allelism can be used as needed and the implementation can
be changed if required.
In this paper, we describe an approach for an automated
mapping of linear controllers to reconfigurable hardware.
Furthermore, we quantitatively compare such solutions to
software implementations. We develop a generic hardware
structure which can be easily adapted to new applications.
In diﬀerence to [4], where a special instruction set processor
for implementing digital control algorithms is described, our
approach implements all parts of the controller in hardware.
Important issues for using reconfigurable hardware are:
(1) What speedup can be obtained by the use of hardware
as compared to a pure software solution?
(2) Do typical control systems fit current FPGA devices?
As a case study, we have implemented a linear controller for
an inverse pendulum in hardware and software on an FPGA-
based reconfigurable hardware platform and have compared
the results. The experiments show the potential of recon-
figurable hardware to implement fast and flexible solutions
of linear control systems. Compared to pure software solu-
tions which can also change the controller parameters during
runtime, the new approach [5] has several advantages.
(1) The obtainable sample period only scales linearly with
the problem size which allows for controller imple-
mentations with very high sample rates.
(2) FPGAs oﬀer the same flexibility as software implemen-
tations along with the speed of application-specific
hardware.
(3) If the applications require higher clock rates as sup-
ported by the used FPGA technology, it is very easy
to adapt the designed hardware to other faster silicon
technologies such as gate arrays.
(4) By implementing diﬀerent controllers in parallel for
the same application, it could become very easy
to switch between the controllers to adapt the sys-





















Figure 1: General structure of a control system.
blending mechanisms, the controller will not remain
in an undefined state during switching.
Especially the last item will be the subject of our future
work. The paper is organized as follows. In Section 2, we give
a basic overview of the mathematical principles of digital lin-
ear control systems design. The design flow for the imple-
mentation of linear systems of diﬀerential equations in re-
configurable hardware is described in Section 3. A descrip-
tion of the proposed architecture of the software and hard-
ware implementation is given in Section 4. Section 5 intro-
duces a case study on how linear controllers can be imple-
mented on FPGAs and describes the complete design flow
for the example. In this section, we also compare a soft-
ware implementation of the example with the pure hardware




The basic idea of controlling a system (called control path or
plant) is to take influence on its dynamic behavior via a con-
trol feedback loop. A controller takes measurements from the
control path and computes new input variables to the sys-
tem. This results in a typical feedback structure is shown in
Figure 1. Generally, the system consisting of controller and
control path is continuous, nonlinear, and time variant. In
most cases, however, the controller and control path can
be modeled as linear time-invariant systems (see Figure 1),
where the plant is specified by a system of linear diﬀerential
equations.
2.2. Mathematical foundations
In order to explain our methodology, we start from the gen-
eral controller structure in Figure 2, which shows a mul-
tivariable feedback controller with plant [6]. The essential
parts of the multivariable controller are the state feedback,
the disturbance rejection, and the observer. An observer is
used to reconstruct states that could not be measured and it
has the same order as the plant itself. The observer consists
of a model of the plant and a model of the disturbance which






















































x˙ = Ax + B u + I z










x: States of plant
x 0: States of plant
xˆ : States of observer
xˆ s: States of disturbance observer
y: Plant outputs
z: Disturbance
Figure 2: Linear controller with state and disturbance observers.
is used to reconstruct the disturbance for a disturbance re-
jection. The actual controller is a state vector feedback con-
troller. Figure 2 shows the generalized structure of the con-
troller for the inverse pendulum that is used in the case study
in Section 5. For our example, shown in Section 5, we do not
need all the components of this structure. The implemented
controller of the inverse pendulum consists of the state feed-
back−R and the observer which is necessary for reconstruct-
ing the complete state vector. The disturbance feedforward
component was not necessary for the example. In general,
the whole controller (gray part of Figure 2) can be expressed
by a linear time-invariant state system ((1) and (2)).
The state-space approach is a unified method for model-
ing and analyzing linear time-invariant control systems. The
equations are divided into two parts: a system of (1) relates
the state variables x and the input signals u. A second sys-
tem of (2) relates the state variables x and the current input
u to the output signals y. The general form of the state-space
equations is
x˙ = Ax + Bu, (1)
y = Cx +Du. (2)
Numerical processing
A common method for the realization of digital control sys-
tems is now to (a) transform the diﬀerential equations into
diﬀerence equations and (b) convert the variables and pa-
rameters from the floating-point to fixed-point or integer
numbers. The diﬀerential equations (1) and (2) are trans-
formed into a system of recursive diﬀerence state equations
(time discretization)
x(k + 1) = Adx(k) + Bdu(k),
y(k) = Cdx(k) +Ddu(k).
(3)
Now the state and the output signals are represented by the
sequences {x(k)} and {y(k)}.
Numerical integration methods like implicit rectangular
or trapezoidal integration are thereby widely used to trans-
form controllers from continuous time to discrete time.With
an implicit rectangular integration method, the following
equations represent the transformedmatrices, where Ts is the
discrete sample time and I is the identity matrix:
Ad =
[
I − (A · Ts)]−1,
Bd1 = Ad · Ts · B,








Obviously matrix C remains unaltered whereas A, B, and D
change during the transformation process. Up to now, we
have been using floating-point variables. The next step will
be to scale the control system (scaling) so that the inputs,
states, and outputs fit a given numerical range. For deter-
mining the minimum and maximum values of the controller
state vector x, it is necessary to run simulations with worst-
case controller excitations. The minimum and maximum
values of the controller inputs and outputs can be found
more easily because they are always defined by controller out-
put limitations (for outputs) and sensor signal ranges (for
inputs).
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When using implicit rectangular or trapezoidal integra-
tion methods, we have to take into account that the matrices
A, B, C, and D as well as the state vector x are transformed
(4). For scaling, the minimum and maximum values of x
must be transformed as well:
xmax;minD = xmax;min + Ad · TS · B. (5)
Assume we have signed numbers and a numerical range
(RangeNum) symmetric to zero. To avoid a range overflow
duringmultiplication of two numbers, each variable is scaled






















Additionally, the so-called Headroom (in percent) for each
variable can be defined. Together with the physical ranges
PhyRange, the number range RangeMult (6), and the Head-
room, the scaling factor si for each element of xd, y, and u
variables can be computed:
si = PhyRangeiRangeMult ·
(
1− (0, 01 ·Headroom)) . (7)
Let S = diag(si) be the diagonal matrices composed of the
scaling factors si. With these scaling matrices, the new dis-
crete and scaled system matrices are as follows:
As,d = S−1xd · Ad · Sxd ,
Bs,d = S−1xd · Bd · Su ,
Cs,d = S−1y · Cd · Sxd ,
Ds,d = S−1y ·Dd · Su.
(8)
The scaling of the matrices with S is necessary since input,
output, and state vectors are also scaled with S. Neverthe-
less, the coeﬃcients of the matrices As,d, Bs,d, Cs,d, and Ds,d
could be out of the selected number range because only the
ranges of the inputs, outputs, and states were taken into
consideration until now. To avoid overflow, each equation
has to be prepared to allow the representation of the co-
eﬃcients within RangeMult. For this, one uses bit shifting
operations to allow an eﬃcient implementation of multi-
plications. Right shifting causes reduced precision with the
controller evaluation. So the choice of the word length em-
ployed with arithmetic operations is closely related to the
shift amount (ShiftAB, ShiftCD):
A′s,d = 2ShiftAB · As,d,
B′s,d = 2ShiftAB · Bs,d,
C′s,d = 2ShiftCD · Cs,d,
D′s,d = 2ShiftCD ·Ds,d.
(9)





s,d. Since the matrices contain only fixed val-
ues, shifting must be done only once and guarantees that no
overflows will occur during computations. To obtain correct
values, the computation results must be corrected by a final
left shift operation (note that ShiftAB and ShiftCD are nega-
tive)
x(k + 1) = 2− ShiftAB · (A′s,d · x(k) + B′s,d · u(k)), (10)
y(k) = 2− ShiftCD · (C′s,d · x(k) +D′s,d · u(k)), (11)
x(k) = x(k + 1). (12)
The choice of the word length is a compromise between the
numerical precision of the controller and the hardware re-
sources required for the implementation. It is useful to pro-
vide diﬀerent word lengths for states, inputs, outputs, and
internal multiplication/addition registers. Before hardware
synthesis, our approach provides a simulation-based selec-
tion of the number of bits for the controller variables before
starting the target-specific synthesis of the controller. For the
modeling and simulation of scaled state-space controllers, we
designed a component for our existing simulation environ-
ment CAMeL (Computer-Aided Mechatronics Laboratory)
[7], with a word length that is tunable during runtime.
3. AUTOMATED DESIGN FLOW
In this section, we give a brief description of our design
flow for automatically implementing digital linear controller
systems in hardware. The overall design flow is shown in
Figure 3. After modeling the control path mathematically, an
analysis and simulation is performed. On the basis of this
result, we design the model of the controller. The complete
control loop is then simulated. These steps are aided by the
tool CAMeL. Up to now, our model is continuous, so the
next step is discretization. This is automatically done by an
algorithm performing implicit rectangular or trapezoidal in-
tegration (4). Since floating-point logic leads to very com-
plex hardware, we scale all variables to a fixed-point range
(Section 2). The scaling factors can be determined by sim-
ulation with CAMeL or analytical methods [7]. Based on
the scaling factors and the not-scaled matrices Ad, Bd, Cd,









tomatically computed by a small C-program. After this, the
program generates a VHDL package which defines the con-
stants and data types used for the application. This package
is included by a parameterizable and generic VHDL tem-
plate shown in Figure 4. This description can be synthesized
by standard synthesis tools to generate the FPGA bit stream
to perform the solving of (10), (11), and (12). Thus, after
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Describing the behaviour of the
control path by using ordinary
diﬀerential equations
Analysis of eigenvalues, frequency
response etc.; validation of plausibility; and
adjusting the model to the real world
Design of the controller as linear
time-invariant continuous state system; and
simulation of the complete control loop
Transforming the diﬀerential equations
of the controller state system to diﬀerence
equations
Scaling the system values (input, output,
state) from physical range to numerical
range ([−1,+1[)
Implementing controller as algorithm
and compilation for microcontroller
or synthesis of hardware controller
Realization of target platform (e.g.,
microcontroller or FPGA); hardware
in the loop simulation test
Figure 3: Design flow.
determining the scaling factors, the design flow down to the
hardware is fully automatic.
4. IMPLEMENTATION OF LINEAR CONTROL SYSTEMS
ON RECONFIGURABLE HARDWARE
We compare two diﬀerent implementations of digital control
systems: a hardware controller and a software program run-
ning on a microprocessor. To prototype the system, an Aptix
System Explorer (http://www.aptix.com/products/mp3.htm)
with a Xilinx Virtex FPGA module (XCV2000E, [8]) is used.
The FPGA is connected to the control path via a D/A con-
verter and signal transducers and can be configured either
for the hardware or for the software solution.
4.1. Hardware implementation
The task of the controller hardware is to compute (10), (11),
and (12). Here, x(k), x(k + 1), u(k), and y(k) are vectors
and As,d, Bs,d, Cs,d, and Ds,d are the matrices obtained af-
ter discretization and scaling. All matrix and vector elements
are fixed-point values. Since both (10) and (12) have exactly
the same structure, they can be computed in parallel on two
identical units called MECs (matrix equation calculators).
Each equation is computed once per sample period which
is an integral multiple of the clock period.
The top-level structure of our linear controller design is
shown in Figure 4. Besides theMECs, we have two vector reg-
isters, one for the controller state (REG x) and one for the



















Figure 4: Architecture of the controller hardware.
The MEC components are identical and compute equa-
tions of the general form
c =Ma +Nb (13)
with N and M matrices and a, b, and c vectors. Internally,
an MEC (Figure 5) consists of a vector adder and two scalar
multipliers, each of which computes a matrix-vector product
as a sequence of scalar multiplications of the form














 = a1 · b1 + · · · + an · bn. (14)











Figure 5: Architecture of the MEC unit.
Each scalar multiplier in turn consists of a number of booth-
style integer multipliers. The matricesM and N are constant
and hard coded in the vector gen unit which provides thema-
trices line by line to the scalar multipliers. The design is com-
pletely specified in VHDL and parameterizable with respect
to the parameters p, n, q, and the word length, where p is the
dimension of the input vector u, n the number of controller
states, and q the dimension of the output vector y. The re-
source usage of our sample implementation is discussed in
Section 5.2.
4.2. Software implementation
The software implementation is based on the S-core micro-
processor [9] (Figure 6). The S-core processor design is code-
compatible with theMotorola M-coreM200 design [10]. It is
a 32-bit single-address RISC machine with load/store archi-
tecture and a performance of up to 50MIPS. The processor is
available as VHDL core and can be implemented in diﬀerent
silicon technologies. For the case study in this paper, it is syn-
thesized for the Xilinx Virtex FPGA family and an Infineon
CMOS gate array technology. Programming of the S-core is
supported by the GNU C/C++ tools of the M-core.
5. INVERSE PENDULUM: AN APPLICATION STUDY
5.1. Experiment
Using the design flow presented in Section 3 and the
hardware structure proposed in Section 4, we have imple-
mented an FPGA-based linear controller for an inverse pen-
dulum.
The mechanical construction of the pendulum is shown
in Figure 7 and the physical model is given in Figure 8. A
crab is mounted on a spindle which is rotated by a precision
motor. The speed of the motor is simply voltage-controlled.
The pendulum mounted on the crab can swing around by
360 degrees. The spindle as well as the axis where the pen-
dulum is mounted on are connected to incremental trans-
mitters which generate pulses if the spindle rotates or the
pendulum moves. These pulses are used for determining the
crab position (related to a zero position) and the angle of


























Figure 8: Case study: mechanical model.
ance the pendulum up-side-down over the crab, even if the
pendulum balance is interfered with mechanical pulses. The
physical model (Figure 8) is used to find the parameters for
the mathematical model. The parameter d describes the frac-
tion of the mechanical components, mG and K describe the
masses of the parts of the mechanical construction, and FK is
the force which is given by the DC motor to the spindle.
The mathematical model of the control path is given by
the following equations:














Figure 9: Controller structure.
x¨K = − dK
mK






ϕ¨G = − dG
mG
· ϕ˙G + dK




mK · lG −
FK
mK · lG .
(15)
Transforming these equations to the general form
x˙ = Ax + Bu (16)






































With the state vector x = [xK x˙K ϕG ϕ˙G] and the vector
u = [FK ], the mathematical model of the control path is
complete.
Figure 9 illustrates the structure of the controller spec-
ified in Section 2. Compared with Figure 2 in Section 2, the
component A of Figure 9 represents a primitive observer. The
diﬀerentiators (in A) are necessary to regenerate the state
vector. Component B corresponds with the controller-R in
Figure 2 and realizes the state controller. For the implemen-
tation, this representation must be transformed into the state
space representation (matrices A, B, C, and D).
Using the representation from (3) for controller de-
sign, we obtain the following controller parameters after dis-
Table 1: Comparison between software and hardware implementa-
tion.
Software implementation
• Code size: 8n2 + 10n + 77 = 129 Byte
• Clocks per sample = 24n2 + 14n + 95 = 219
• Word length: 32 Bit
Technology FPGA:
• #CLBs Processor: 4345 (35% FPGA Virtex 2000)
• Delay critical path: 80.05ns
• Max. clock: fsys = 12MHz
• Max. cycle rate: fsys/219 = 54.79 kHz
Technology infineon gate array:
• Clock: fsys = 160MHz
• Cycle rate: fsys/219 = 730.59 kHz
Hardware implementation
• #MUL: 2(p + n) = 2(3 + 2) = 10
• #CLBs: 1123 (5% FPGA Virtex 2000)
• # of sequential Multiplications: max(n, q) = 3
• Clocks per sample = 18max(n, q) + 2 = 56
• Word length: 16 Bit extern /32 Bit intern
• Delay critical path: 12.838ns
• Max. clock: fsys = 77MHz
• Max. cycle rate: fsys/56 = 1, 3MHz
























The vector gen units in the MECs (Section 4.1) contain these
matrix parameters (after scaling) as hard coded constants.
Thus, the VHDL code for the vector gen units is automati-
cally generated from the control path model.
5.2. Results
The entire controller design in hardware requires about 5%
of the FPGA’s CLB resources and can operate at a maximum
clock frequency of 77MHz. Each sample requires 56 clock
cycles resulting in a sample rate of 1.38MHz (sample period
approximately 0.73 microsecond). The S-core processor uses
35% of the FPGA resources, it can be clocked at 12MHz and
allows a sample rate of 54.79 kHz (sample period is 18.25 mi-
crosecond). By implementing the S-core as an ASIC, operat-
ing frequencies of 160MHz are possible. With such a system
clock, the example application can be run with a sample rate
of 730 kHz. As shown in Table 1, the sample period increases
quadratically with the problem size in the software imple-
mentation but only linearly in the hardware implementation.
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The experiment shows clearly the advantages of an im-
plementation of digital linear controllers in reconfigurable
hardware for the same flexibility as a software implemen-
tation; it is possible to implement larger control systems as
in software with the same throughput. By exploiting more
parallelism in the MEC units (Section 4.1) (e.g., by using
more multipliers), it is possible to increase further the sam-
ple rate of the hardware architecture. The implicit parallelism
of the reconfigurable hardware allows real-time computation
with high sampling rates. This property leads to controllers
which are more stable than software controllers. Addition-
ally, it is possible to implement also nonstandard fixed-point
number ranges in diﬀerence to standard floating-point num-
bers of software implementations for higher precision.
6. CONCLUSIONS
The paper shows how reconfigurable hardware can be used
for the implementation of digital linear controllers that re-
quire a high amount of digital signal processing. We have
presented a new design flow for automatic synthesis of dig-
ital linear controllers from the mathematical description of
the control path. Furthermore, the diﬀerences between hard-
ware and software solutions and their computational com-
plexity were discussed for an example of an inverse pen-
dulum controller. The paper shows that it is possible to
implement application-specific hardware structures with a
flexibility comparable to the flexibility of software solu-
tions.
Future work will show that this concept can be used for
the implementation of self-adapting systems. We plan to ap-
ply the described approach to a real-life example of a mecha-
tronic train control system. This case study will be more
complex than in this paper since the following additional
technical requirements have to be considered:
(a) How can reconfigurable hardware be used for imple-
mentation of safety-critical systems?
(b) Can FPGA implementations perform dynamic switch-
ing between diﬀerent controllers?
In this context, dynamic reconfiguration of FPGA might be
of high importance.
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